version number and reverified data recording rate
This commit is contained in:
@@ -132,6 +132,11 @@ module top #
|
||||
output wire resetb
|
||||
|
||||
);
|
||||
|
||||
parameter DATE_CODE = 32'h0000_0000;
|
||||
parameter TIME_CODE = 32'h0000_0000;
|
||||
|
||||
|
||||
wire mdio_mdio_i;
|
||||
wire mdio_mdio_o;
|
||||
wire mdio_mdio_t;
|
||||
@@ -753,6 +758,8 @@ module top #
|
||||
.gpi(gpi),
|
||||
.packet_size(packet_size),
|
||||
.fan_pwm(fan_pwm),
|
||||
.datecode(DATE_CODE),
|
||||
.timecode(TIME_CODE),
|
||||
|
||||
.tx0_rf_attn_sin(tx0_rf_attn_sin),
|
||||
.tx0_rf_attn_clk(tx0_rf_attn_clk),
|
||||
|
||||
@@ -15,6 +15,8 @@ module util_reg #
|
||||
input wire [31:0] gpi,
|
||||
output wire [15:0] packet_size,
|
||||
output wire fan_pwm,
|
||||
input wire [31:0] datecode,
|
||||
input wire [31:0] timecode,
|
||||
|
||||
output wire tx0_rf_attn_sin, //ADRF5730
|
||||
output wire tx0_rf_attn_clk, //ADRF5730
|
||||
@@ -203,7 +205,11 @@ always @ (posedge ctrl_if.clk) begin
|
||||
if (raddr[11:0] == 'h10C)
|
||||
rdata <= reg_spi_clk_div;
|
||||
if (raddr[11:0] == 'h110)
|
||||
rdata <= {28'b0000000, 2'b00, spi_active, le_active};
|
||||
rdata <= {28'b0000000, 2'b00, spi_active, le_active};
|
||||
if (raddr[11:0] == 'h114)
|
||||
rdata <= datecode;
|
||||
if (raddr[11:0] == 'h118)
|
||||
rdata <= timecode;
|
||||
end
|
||||
end
|
||||
|
||||
|
||||
Binary file not shown.
Reference in New Issue
Block a user